In this paper we present a reconfigurable routing algorithm for a 2D-Mesh Network-on-Chip (NoC) dedicated to faulttolerant, Massively Parallel Multi-Processors Systems on Chip (MP2-SoC). The routing algorithm can be dynamically reconfigured, to adapt to the modification of the micro-network topology caused by a faulty router. This algorithm has been implemented in a reconfigurable version of the DSPIN micro-network, and evaluated from the point of view of performance (penalty on the network saturation threshold), and cost (extra silicon area occupied by the reconfigurable version of the router).
INTRODUCTION
The Network-on-Chip (NoC) has been recognized to solve the bandwidth bottleneck, when interconnecting a huge number of IP-cores in Massively Parallel Multi-Processors Systems on Chip (MP2-SoC). According to the prediction from an INTEL commentator in [10] : "within a decade we will see 100 billion transistor chips", namely, the NoC-based MP2-SoC will integrate thousands of IP-cores. However, "20 billion of those transistors will fail in manufacture and a further 10 billion will fail in the first year of operation". Thus, Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. a 20%-30% device failure rate means that the fault-tolerant approach must be considered in MP2-SoC design.
As any MP2-SoC architecture will contain a large number of replicated components, a simple fault-tolerant approach is to deactivate the defective components (such as a processor core or an embedded RAM), once it has been detected as a failure, and to map the software application on the remaining hardware components. Unfortunately, this simple deactivation approach can't deal with a faulty router in the NoC itself. In order to save silicon area, and to minimize the network latency, most NoCs use dedicated routing algorithms, taking advantage on the regular micro-network topology. Once a router has failed, the deactivation of the faulty router is not enough, as the micro-network topology is modified and irregular. If the routing algorithm continues to route the packets toward the faulty router, the micronetwork will block. Therefore, the routing algorithm must be modified (reconfigured) to adapt to the modification of the micro-network topology. To realize such reconfiguration, it is necessary to solve 3 problems: A The faulty router must be detected by an appropriate built-in self-test mechanism. B A fault-tolerant, distributed, reconfigurable routing algorithm, must be defined, and implemented in the routers. C A robust configuration bus must be implemented in the hardware to distribute the configuration information to the routers.
In this paper, we address problem B, and we present a fault-tolerant, distributed, reconfigurable routing algorithm that can be used in any 2D-Mesh NoC. This algorithm has been implemented in a reconfigurable version of the DSPIN [7, 15] micro-network. Problems A and C are not addressed in this paper.
Related results: During the last two decades, a lot of approaches have been published about fault-tolerant wormhole routing algorithms (a review of wormhole routing algorithms can be found in [14] ) for 2D-Mesh network. These approaches could be split in two classes: the virtual channel (VC) model and the turn model.
The VC-based fault-tolerant routing algorithms in [2-4, 13, 16 ] allow a single physical channel to be shared by multiple transactions, using some form of time multiplexing [5] . According to Duato's results in [8, 9] , a VC-based faulttolerant routing algorithm can route the packets around a faulty router or a faulty region (including multiple faulty routers) using different VCs to avoid deadlocks. In a NoC, the hardware cost of the router must be kept very low. We believe that the high complexity and large area cost associated to the VC-based approach are not compatible with this low-cost constraint.
The turn model is originated from Glass and Ni's studies in [11] . They published three adaptive routing algorithms: West-First (WF), North-Last (NL) and Negative-First (NF). These routing algorithms eliminate deadlocks without adding VC, by prohibiting some global turns as shown in Figure 1 (<A>, <B>, <C>). However, they can't deal with some one-faulty-router topologies as shown in Figure 1 (<D>). Glass and Ni proposed a turn-based fault-tolerant routing algorithm in [12] that is based on modification of the Negative-First routing algorithm. It can deal with any onefaulty-router topology. But each routing function depends on the coordinates (Y,X) of the router, the packet destination, the input channels, and the size of the N × M mesh. This last dependency is the weakest point, as the hardware complexity associated to this modified routing algorithm depends on the mesh size. Moreover, this routing algorithm copes with one faulty router, but cannot handle one faulty region containing several faulty routers.
Finally, a fault-tolerant wormhole routing algorithm for a 2D-Mesh NoC must respect the following constraints:
Low cost
The hardware cost resulting from the reconfigurability must be a small percentage of the total router silicon area.
Generic
The reconfigurable routing algorithm must handle any one-faulty-router (or onefaulty-region) topology.
Scalable
The reconfiguration hardware must be independent on the 2D-Mesh size. Deadlock free Any reconfigured routing algorithm must be deadlock free. Deterministic The resulting routing algorithm must guaranty the In-order delivery property
Organization of the paper: The section 2 presents a typical 2D-Mesh NoC: DSPIN. The section 3 explains the principles of our reconfigurable routing algorithm. The section 4 presents a reconfigurable version of the DSPIN router, and the section 5 contains experimental results related to the performance (penalty on the network saturation threshold), and to the hardware cost (extra silicon area occupied by the reconfigurable version of the router).
A TYPICAL 2D-MESH NOC
The DSPIN micro-network (Distributed Scalable Predictable Interconnect Network) was designed by the LIP6 laboratory and physically implemented by ST Microelectronics. It is a typical 2D-Mesh NoC, supporting MP2-SoCs architectures, and the GALS (Globally Asynchronous Locally Synchronous) approach. Each subsystem is a synchronous domain. In the following, we call "cluster" such a subsystem, containing one or several processor cores, a local interconnect, a network interface controller (NIC), and two routers. In order to avoid deadlocks in commands/responses traffic, each cluster contains two independent routers (as shown in Figure Routing algorithm: DSPIN is a packet-switching network: a packet is broken into smallest flow control unit called flits. The first flit is the head flit and the last is the tail flit. The head flit includes the destination"cluster address" defined in absolute coordinates Y and X. Once the head flit of a packet is received by a router, the destination field is analyzed and the flit is routed to the corresponding output port. The rest of the packet is also routed to the same port until the tail flit.
DSPIN uses a determinist and deadlock free routing algorithm: X-First [6] . With this routing algorithm, the packets are firstly routed on the X direction and then on the Y direction. The X-First routing function depends on the coordinates of the router (Y Local, X Local) and the coordinates of the destination (Y Destination, X Destination) as presented in Listing 1. One important feature of the X-First routing algorithm is the following: The packet path from a node (y, x) to the node (y ′ , x ′ ) is a Unique Path:
The router's architecture: As shown in Figure 3 , the DSPIN router is composed of 5 modules (North, East, South, West & Local), and the DSPIN router is not a full crossbar: some interconnections between modules have been removed, according to the X-First routing algorithm (NORTH → WEST, NORTH → EAST, SOUTH → WEST and SOUTH → EAST), reducing the complexity of the multiplexers in the EAST and WEST modules. The faulty router's model: We make the assumption that a faulty router can be detected by a dedicated build-in self-test mechanism, which won't be described in this paper. Even if the DSPIN router is architecturally composed of 5 modules, when any module or interconnection of a router is detected as faulty, the entire router will be considered as faulty. Moreover, if one of the two routers in a cluster is detected as faulty, it breaks the commands/responses protocol. So the other router of this cluster must be also considered as faulty, the corresponding cluster must be considered as a "hole" in the mesh. All components in the hole must be deactivated. As the Unique Path has been broken by a hole, the dynamic reconfiguration mechanism must restore the broken Unique Path.
THE RECONFIGURABLE ROUTING AL-GORITHM
The main idea of the deterministic, fault-tolerant, distributed, reconfigurable routing algorithm is to route the packets through a cycle free contour surrounding a faulty router, so as to restore all broken Unique Paths.
Definition 1: Neighbors.
In a 2D-Mesh, a node (Y,X) has 4 direct neighboring nodes (N,S,W,E) and 4 indirect neighboring nodes (NE,NW,SE,SW). We call those 8 nodes the neighbors, as shown in Figure 4 .
Definition 2: Natural contour.
The neighbors of a hole (Y,X) define a natural contour as shown in Figure 4 . It separates the network into two parts: normal part A and defective part B.
Definition 3: Cycle free contour.
The location of a single hole has N × M possibilities in a N × M 2D-Mesh. Thus, a natural contour has 9 possible shapes corresponding to 9 types of locations: at each corner, at each side and at other positions, as shown in Figure 5 . Following Dally's condition in [6] , the channel dependency graphs (CDG) can be used to prove the 8 natural contours (C1,...,C4,C6,..,C9) to be deadlock free. In a CDG, the nodes are the communication channels (not the routers). There is a directed edge from node (i) to node (j) when (i) is an input channel for router R, (j) is an output channel for router R, and the routing function associated to R defines a possible path from (i) to (j). The natural contour C5 is NOT deadlock free, as there is 2 cycles in C5's CDG, as shown in Figure 6 . We adopt a turn-based fault-tolerant approach to break the 2 cycles in C5's CDG, by prohibiting the two NE turns, as shown in Figure 7 . As a result, we defined 9 cycle free con-tours, corresponding to the 9 possible locations for a faulty router. We define a modified routing algorithm for all routers that are part of a cycle free contour around a faulty router, in order to restore all broken Unique Paths. In case of a faulty router, we make the assumption that all components in the cluster have been deactivated, and the faulty cluster is neither the source nor the destination of any packet. Therefore, the 8 paths Li (corresponding to the X-First routing function) broken by this hole can be explicitly listed in Table 1 . As described in Figure 8 , for each broken path Li, the modified routing function defines a new path N ewLi also listed in Table 1 . As shown in Figure 9 , a similar approach can be defined for the 8 others cycle free contours. 
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HARDWARE IMPLEMENTATION
In a 2D-Mesh, a given router R can be in 9 different situations: If none of the 8 neighboring routers is faulty, R is configured as NORMAL, implementing the classical XFirst routing function. If one of the neighbors is faulty, R is part of a cycle free contour, and must be configured accordingly (N OF x, S OF x, E OF x, W OF x, NE OF x, NW OF x, SE OF x, SW OF x), implementing a modified routing function. To implement the reconfigurable routing algorithm, two main modifications have been introduced in the DSPIN router micro-architecture:
• The interconnections NORTH → WEST, NORTH → EAST, SOUTH → WEST and SOUTH → EAST must be restored, and the multiplexers in the EAST and WEST modules must have 4 inputs, as described in Figure 10 . • As there is 9 possible configurations for a given router, the configuration information must be stored in a 4 bits register, and the X-First routing function must be modified to introduce a dependency on the value stored in the configuration register, as shown in Listing 2. This routing function has been analyzed from the point of view of deadlocks: For the defective part B, all contours are deadlock free. For the normal part A, the reference XFirst routing algorithm is also deadlock free. In order to prove that this reconfigurable routing algorithm is deadlock free, we used the formal proof tool ODI [17] , developed at LIP6. This tool is dedicated to deadlock analysis in packet switching networks. It is based on the analysis of "Strongly Connected Components" (SCC) of the Extended Dependency Graph defined by the micro-network topology on one hand, and by the routing algorithm on the other hand. Each router can have a different routing function, and the routing function depends on the destination defined in the packet header. This tool tries to build a sufficient condition proving the routing algorithm to be deadlock free. We have proved the proposed routing algorithm to be deadlock free in any one-faulty-router topology, for a 10 × 10 2D-Mesh.
EXPERIMENTAL RESULTS
Performance (penalty on the network saturation threshold): The cycle-accurate, bit-accurate SystemC simulation model of the DSPIN router has been modified to implement the reconfigurable routing algorithm described in section IV. We simulated a 2D-Mesh containing 5 × 5 clusters. Each cluster contains one traffic generator and one target. For each initiator, the offered load (defined as the ratio between the number of injected flits and the total number of cycles) can be precisely adjusted. The traffic has a uniform random distribution (each initiator sends packets to all targets). The packet length is 8. The average network latency is measured as the average number of cycles for a round trip from an initiator to a target, and back to the same initiator. If we plot the average latency versus the offered load, the saturation threshold is the maximal accepted load where the latency increases to infinity. We simulated all one-faultyrouter topologies, and the Figure 11 presents the results for 5 cases: no hole, hole in (0,0), hole in (0,2), hole in (1,1), hole in (2,2). When the load is not too high, the impact of the modified routing algorithm on the average latency is negligible, but the saturation threshold can be strongly modified, when the hole is located at the center of the mesh.
Cost (extra silicon area): The synthesizable VHDL model of the DSPIN router has been modified to introduce the reconfigurable routing algorithm described in section IV. We used the SXLIB standard cell library [1] for a 90nm CMOS technology, and the Synopsys synthesis environment to evaluate the cost of the reconfigurability from the point of view of the silicon area. The router footprint is increased by only 8%. This is a very low cost, as the routers represent about 3% of the silicon area for a typical cluster. This numbers do not take into account the BIST logic for network testability.
DSPIN
CONCLUSION
We propose an ultra-low-cost reconfigurable routing algorithm supporting any one-faulty-router topology. It requires only a 4bits configuration register per router. It has been physically implemented in the DSPIN micro-network. The silicon area penalty is only 8% of the router footprint, and about 0.2% of the total chip area. The impact on the latency and saturation threshold has been evaluated. The reconfigurable routing algorithm is fully scalable. It has been demonstrated in the DSPIN micro-network, but can be used in any 2D-Mesh Network-on-Chip.
Moreover, this algorithm can be extended to one-faultyregion topology. The faulty region is a rectangle covering all faulty routers as shown in Figure 12 . All internal clusters in this faulty region must be considered as faulty and deactivated. In massively parallel multi-processors architecture, this reconfiguration capability can become mandatory to improve the yield issues.
